



01_Block Diagram
 02_Clock Delivery chart
 03_CPU-1 (Host Bus)
 04_CPU-2 (DDR3L)
 05_CPU-3 (Display/Reserved)
 06_CPU-4 (Power)
 07_CPU-6 (Power,GND)
 08_CPU-5 (GND)
 09_DDR3L SODIMM 0
 10_DDR3L SODIMM 1
 11_DGPU_PCI-E Host
 12_DGPU_MEM IF A/B
 13_DGPU_DDR3 FrameBuffer A1
 14_DGPU_DDR3 FrameBuffer A2
 15_DGPU_DDR3 FrameBuffer B1
 16_DGPU_DDR3 FrameBuffer B2
 17_DGPU_Display IF
 18_DGPU_Thermal & GPIO
 19_DGPU_Power & GND
 20_DGPU_Power Control
 21_DGPU_POWER SEQUENCE
 22_PCH-01 (HDA/ITAG/SATA)
 23_PCH-02 (CLK)
 24_PCH-03 (LPC,SMBUS)
 25_PCH-04 (DMI,FDI)
 26_PCH-05 (PCI,DDI)
 27_PCH-06 (GPIO,MISC)
 28_PCH-07 (PCIE,USB)
 29_PCH-08 (Power)
 30_PCH-09 (Power)
 31_PCH-10 (GND)
 32_eDP Connector
 33_LED Driver IC/LED_8051
 34_EC (KB3930QFB1)
 35_Card Reader
 36_USB 3.0 / iCharger
 37_DP with Repeater
 38_HDMI Repeater
 39_Audio CODEC/Audio AMP
 40_CPU FAN/BTB CONN
 41_GIGA LAN(BFN2205B)
 42_HDD With Repeater
 43_SSD/ DGPU FAN
 44_WLAN/Camera/ClickPad/FP
 45_Battery Select/Charger
 46_System Power
 47_+1.35VDDIMM/+0.675VRUN
 48_+1.05VRUN / +1.5VRUN
 49_DGPU POWER FBVDDQ
 50_DGPU POWER NVVDD
 51_CPU Power (ISL95812HRZ)
 52_EMI/Impedance
 53_Screw/ME
 54_[A] Audio
 55_[A] USB3.0 CNT-2/-3
 56_[B] LED Board
 57_[C] Power SW Board
 58_SMB Topology
 59_Power on Block Diagram
 60_Power down Sequence
 61_Power on Sequence
 62_History





Haswell (DMI,PEG,FDI)



PEG RCOMP
Width:12 mils
Spacing:15 mils
Length:400 mils



Haswell (CLK,MISC,JTAG)

I7_4710

I5_4200






p.11 479493 479493 SharkBay_HSW_ext_rev2.0.pdf
Processor JTAG (TDI, TDO, TMS, TRST#, TCK) signals, PREQ# and PRDY# signals have adequate internal bias resistances to support the removal of the external pull up and pull down on the board when debug is no longer needed.

Display/Reserved

DP

HDMI




PCI Express* Static x16 Lane Numbering Reversal	
CFG2	1 = Normal operation 0 = Lane numbers reversed.

MSR Privacy Bit Feature	
CFG3	1 = Debug capability is determined by IA32_Debug_Interface_MSR (0xC80) bit[0] setting 0 = IA32_Debug_Interface_MSR (0xC80) bit[0] default setting overridden


eDP enable	
CFG4	1 = Disabled 0 = Enabled

PCI Express* Bifurcation	
CFG[5:6]	00 = 1 x8, 2 x4 PCI Express 01 = reserved 10 = 2 x8 PCI Express 11 = 1 x16 PCI Express


PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xRESETB de assertion 0: PEG Wait for BIOS for training




Haswell (POWER)




Haswell (Power & GND)







Haswell (GND)







**MICRO-STAR INT'L CO.,LTD.**


Title		
CPU-5 (GND)		
Size	Document Number	Rev
	MS-16H4	1.0
Date:	Monday, May 12, 2014	Sheet 8 of 62

SODIMM#A


SODIMM#B




Frame Buffer Interface




DDR3 Frame A-1




DDR3 Frame A-2



DDR3 Frame B-1



DDR3 Frame B-2








Display IF


IFP A/B LVDSDual Link

IFP C Native HDMI OR DP


IFP E/F Dual Link TMDS DVI-I

DAC A VGA







Power & GND




Disable GC6




GC6 2.0 ENTRY SEQUENCE



GPU POWER ON SEQUENCE



GC6 2.0 EXIT SEQUENCE



NOTES:

- 1. The ramp time for any rail must be more than 40 us and is recommended to be less than 2ms.
- 2. The ramp up overshoot should not exceed the silicon reliability limit voltagr.
- 3. A VDD33 must ramp up to 90% before NVVDD and PEX_VDD in sequence can ramping up. NVVDD must ramp up to 90% before FBVDD/Q in sequence can ramping up.
- 3. No signal should be applied to the GPU before the power rails are fully ramped.
- 4. Refer to JEDEC Memory Specification for memory related power sequencing.

GC6 2.0 TIMING


	Min	Max	Unit	Description
T0	0.001	N/A	mS	GPU_EVENT# assertion
T1	0.04	4	mS	3V3_MAIN_EN assertion to all power rails up and stable

NOTES:

- 1. ALL RailPGOOD=1 represents all GPU power rails are ramped up and in regulation. If any GPU power rail cannot ge guaranteed in regulation this state should equal to 0.
- 2. During GC6 exit, the order of power rail ramp-up must follow the Power up sequence described in Chapter 3 with the exception that FBVDD/Q stays on.
- 3. All delays should be minimized to increase time spent in GC6 for maximum power saving.
- 4. The entire entry and exit sequence must complete within 200 ms.

Lynx Point (HDA/JTAG/SATA)

SKU	High Speed SATA I/O Ports					
	SATA-0	SATA-1	SATA-2	SATA-3	SATA-4	SATA-5
HM87	GEN3	GEN3	GEN2	GEN2	GEN3	GEN3
HM86	GEN2	N/A	GEN2	N/A	GEN3	GEN3




PCIe devices or addin cards that do NOT support CLKREQ# functionality should not route this signal to PCH.
Intel recommends terminating PCIeCLKRQx# pin on PCH with 10 k \pm 10% external pull-up resistor instead of No Connect.



Only PCIeCLKRQ[2:1]# on PCH are core well powered. All other PCIeCLKRQx# are suspend well powered.

ion can be disabled via intel management engine FW .Please refer to INTEL ME FW Bring up guide for configuring/disabling CLKREQ#

Only PCIECLKRQ[2:1]# on PCH are core well powered. All other PCIECLKRQx# are suspend well powered.



		MICRO-STAR INT'L CO.,LTD.	
File			
PCH-2 (CLK)			
Size	Document Number		Rev
MS-16H4		1.0	
Date:	Monday, May 12, 2014	Sheet	23 of 62

[illegible]

60074201402

U14B LPT_P0H_M_EDS

3 DMI_RXN0 >> AW22 DMI_RXN_0 FDI_RXN_0 AJ35

3 DMI_RXN1 >> AR20 DMI_RXN_1 FDI_RXN_1 AL35

3 DMI_RXN2 >> AP17 DMI_RXN_2 FDI_RXN_2 AJ36

3 DMI_RXN3 >> AV20 DMI_RXN_3 FDI_RXN_3 AL36

3 DMI_RXP0 >> AY22 DMI_RXP_0 FDI_RXP_0 AV43

3 DMI_RXP1 >> AP20 DMI_RXP_1 FDI_RXP_1 TP16

3 DMI_RXP2 >> AR17 DMI_RXP_2 TP5

3 DMI_RXP3 >> AW20 DMI_RXP_3 TP15

3 DMI_TXN0 >> BD21 DMI_TXN_0 FDI_TXN_0 AW44

3 DMI_TXN1 >> BE20 DMI_TXN_1 FDI_TXN_1 AL39

3 DMI_TXN2 >> BD17 DMI_TXN_2 FDI_TXN_2 AL40

3 DMI_TXN3 >> BE18 DMI_TXN_3 FDI_TXN_3 AT45

3 DMI_TXP0 >> BB21 DMI_TXP_0 FDI_TXP_0 AU42

3 DMI_TXP1 >> BC20 DMI_TXP_1 FDI_TXP_1 AU44

3 DMI_TXP2 >> BB17 DMI_TXP_2 FDI_TXP_2 AR44

3 DMI_TXP3 >> BC18 DMI_TXP_3 FDI_TXP_3

+1.5VRUN R310 7.5K R1%0402 DMI_COMP_R BE16 DMI_IREF TP12 TP7 DMI_RCOMP

VIA_SUSACK# R6 SUSACK# DSWMRMEN C8 DSWMRMEN R83

PM_SYSRST# AM1 SYS_RESET# DPWROK L13 RSMRST#

SYS_PWROK AD7 SYS_PWROK WAKE# K3 PCIE_W

F10 PWROK CLKRUN# AN7 PM_CLKRUN# R350

AB7 APWROK SUS_STAT#/GPIO61 U7

3 PM_DRAM_PWRGD << H3 DRAMPWROK SUSCLK#/GPIO62 Y6 SUSCLK

34 RSMRST# >> J2 RSMRST# SLP_S5#/GPIO63 Y7 VIA PM_SLP_S5#

34 SUSPWACK << J4 SUSWARN#/SUSPWACK#/GPIO30 SLP_S4# C6 PM_SLP

34 PM_PWRBTN# >> K1 PWRBTN# SLP_S3# H1 PM_SLP

34 AC_PRESENT >> E6 ACPRESENT#/GPIO31 SLP_S2# F3

PM_BATLOW# K7 BATLOW#/GPIO72 SLP_S1# F1

PM_R# N4 Ri# SLP_S0# AY3 H_PM

AB10 TP21 PMSYNCH G5

D2 SLP_WLAN#/GPIO29 SLP_LAN# X


4 OF 11

System Power Management

APWROK not supporting Intel AMT , it can be connected to PWROK	
GPIO31 : If not used,require pull up +3VSUS	
DSWMRMEN - On Die DSW VR Enable HIGH : Enable internal 1.05V regulator LOW : Disable	
DPWROK Without deep s4/s5 support tied together with RSMRST#	

PLL ON DIE VR_ENABLE	
GPIO62	Internal pull h
	Low: Disable


C38
C15p50N0402



GPIO Setting : Ref 486708_LPT_EDS Section2.18

PLL ON DIE VR_ENABLE	
GPIO62	Internal pull high (Enable)
	Low: Disable

Lynx Point (PCI,DDI)




Boot BIOS Strap		
BBS_BIT1	BBS_BIT0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	N/A
1	1	SPI

Lynx Point (GPIO,MISC)

GPIO Setting : Ref 486708_LPT_EDS Section2.24

PLL ON DIE VR_ENABLE	
GPIO28	Internal pull high (Enable)
	Low: Disable




msi

MICRO-STAR INT'L CO.,LTD.

Title		
PCH-6 (GPIO,MISC)		
Size	Document Number	Rev
	MS-16H4	1.0
Date:	Monday, May 12, 2014	Sheet 27 of 62




Lynx Point (PCIE,USB)

SKU	USB3.0					
	Port-1	Port-2	Port-3	Port-4	Port-5	Port-6
HM87	USB3.0	USB3.0	USB3.0	USB3.0	USB3.0	USB3.0
HM86	USB3.0	USB3.0	USB3.0	USB3.0	N/A	N/A



USB			
USB 2.0	USB 3.0	Device	Note
0	1	USB 3.0 Port 1	16H4A
1	2	USB 3.0 Port 2	16H4A
2	3	USB 3.0 Port 3	16H41
3			NC
4			NC
5			NC
6			NC
7		EPF021	
8			NC
9			NC
10		WLAN	
11		WebCam	
12			NC
13			NC



Lynx Point (Power)




MICRO-STAR INT'L CO.,LTD.

Title PCH-8 (Power)		
Size	Document Number MS-16H4	Rev 1.0
Date:	Monday, May 12, 2014	Sheet 29 of 62

Lynx Point (Power)



Lynx Point (GND)




MICRO-STAR INT'L CO.,LTD.


Title		
PCH-8 (GND)		
Size	Document Number	Rev
	MS-16H4	1.0
Date:	Monday, May 12, 2014	Sheet 31 of 62

eDP Connector


Pannel Device Logic Power




Backlight



Hall Switch



eDP CONN








LCD Module Pin Define

Pin No	Symbol	Description
1	WP	EEPROM Write Protect(Keep open)
2	H_GND	High Speed Ground(0V)
3	eDP_Rx_3N	Complement Signal Link Lane 3
4	eDP_Rx_3P	True Signal Link Lane 3
5	H_GND	High Speed Ground(0V)
6	eDP_Rx_2N	Complement Signal Link Lane 2
7	eDP_Rx_2P	True Signal Link Lane 2
8	H_GND	H_GND
9	eDP_Rx_1N	Complement Signal Link Lane 1
10	eDP_Rx_1P	True Signal Link Lane 1
11	H_GND	H_GND
12	eDP_Rx_0N	Complement Signal Link Lane 0
13	eDP_Rx_0P	True Signal Link Lane 0
14	H_GND	H_GND
15	eDP_AUX_CH_P	True Signal Aux Channel
16	eDP_AUX_CH_N	Complement Signal Aux Channel
17	H_GND	H_GND
18	LCD_VCC	LCD logic and driver power
19	LCD_VCC	LCD logic and driver power
20	LCD_VCC	LCD logic and driver power
21	LCD_VCC	LCD logic and driver power
22	TEST	LCD Test Port
23	LCD_GND	LCD logic and driver ground(0V)
24	LCD_GND	LCD logic and driver ground(0V)
25	LCD_GND	LCD logic and driver ground(0V)
26	LCD_GND	LCD logic and driver ground(0V)
27	eDP_HPDP	HPDP signal pin
28	BL_GND	Backlight ground(0V)
29	BL_GND	Backlight ground(0V)
30	BL_GND	Backlight ground(0V)
31	BL_GND	Backlight ground(0V)
32	BL_ENABLE	Backlight enable
33	BL_PWM_DIM	System PWM signal input
34	SDA	I2C-bus Data
35	SCL	I2C-bus Clock
36	BL_PWR	Backlight power (5~21V)
37	BL_PWR	Backlight power (5~21V)
38	BL_PWR	Backlight power (5~21V)
39	BL_PWR	Backlight power (5~21V)
40	HSYNC	HSYNC output from Tcon

Place Close eDP Connector

Reserve for EMI







msi

MICRO-STAR INT'L CO.,LTD.


Title eDP Connector		
Size	Document Number MS-16H4	Rev 1.0
Date:	Monday, May 12, 2014	Sheet 32 of 62

LED 8051 Controller




KBC(KB3930QFB1)


Hardware Reset




SW Debug (LPC)



ROM




RC and R Close SW



SW Debug (LPC)




ROM



B02-0393024-E18

ALLSYSPPG




POWER/GROUND



SMBUS



AD/DA



SDI



ESB



CIR



SPI FLASH




PS2 I/F




UART




LED




Keyboard conn




N5A-26F0340-H06




PU/PD



MB_ID




USB3.0 Port-3
USB2.0 Port-2



All C Close Connector

Display Port



R Close Connector

Close chip



3 Level Input:
L: LOW
H: HIGH
M: VDD33/2, connect both pull-up and pull-down resistors

Configuration pin for automatic EQ and AUX interception; Internal pull down at ~150k Ohm, 3.3V I/O.
L: default, automatic EQ enable & AUX interception enable
H: automatic EQ disable & AUX interception enable
M: automatic EQ disable & AUX interception disable, no pre-emphasis, 600mVpp swing


Configuration pin for auto test and input offset cancellation, 3.3V IO, internal pull up at ~150k Ohm
H: default, auto test disable & input offset cancellation enable
L: auto test enable & input offset cancellation enable
M: auto test disable & input offset cancellation disable

Programmable input equalization levels; Internal pull down at ~150k Ohm, 3.3V I/O.
L: default, LEQ, compensate channel loss up to 12dB @ HBR2
H: HEQ, compensate channel loss up to 15dB @ HBR2
M: LLEQ, compensate channel loss up to 5dB @ HBR2

EMI Close Connector




Display Port




CFG	Mode
L	DP
H	HDMI

CAD_SNK Have internal Pull down 1Mohm.
HPD_SNK Have internal Pull down 150kohm.
No problem with Leakage from DP device
The DP_PWR and RETURN pins of the box-to-box connectors must support the maximum current rating of 500mA.


Avoid DP Leakage



HDMI Repeater





HDMI Connector




An HDMI Source shall have +5V Power signal over-current protection of no more than 0.5A.

HPD_SNK Internal PD 150kohm

EMI Close Connector





Avoid HDMI Leakage









ADDR1 (CFG)	ADDR0 (EQ)	I2C control bus address (Internal pull down at ~150k, 3.3V I/O)
0	0	0x4C / 4D (default)
0	1	0x5C / 5D
1	0	0xCC / CD
1	1	0xEC / ED

Audio CODEC/Audio AMP




APA2051 Pin23: Gain Setting
 Speaker Spec: 2.0W(Normal), 2.5W (Max)
 $V_o = (2 \times 4)^{0.5} = 2.828$
 $dB = 20 \times \log(V_o/V_i)$
 Gain: $2.828V_{rms}/1.2V_{rms} = 2.36$
 7dB $\approx 20 \times \log 2.36$
 7dB : Setting Pin23 on 3.1V
 (R103:13Kohm, R106:22Kohm)

For 6dB When Using 1.5W (Normal)
 (R103:10Kohm, R106:15Kohm)




CPU FAN/BTB CONN

To 16H4A(Audio CONN/USB3.0)




EMI




EMI




CPU FAN




S3 Breath S0 No active




To 16H4B(LED Board)



Same Side




To 16H4C (Power Board)




msi

MICRO-STAR INT'L CO.,LTD.


GIGA LAN(BigFoot BFN2205B)








RST# spacing 20mils



Power CAP





For LAN lost issue




This Branch Starting between 10uF and 1uF


VDD33/AVDD33




EMI



HDD (With Repeater)




BTB Connector



TI SN75LVCP601RTJR HW Setting


DE1/DE2	CH1/CH2De-Emphasis dB (at 6Gbps)	DQ1/DQ2	CH1/CH2De-Emphasis dB (at 6Gbps)
NC (default)	-4	NC (default)	0
0	0	0	7
1	-2	1	14

DEW1/DEW2	Device Function --> De Width for CH1/CH2
0	De-emphasis Pulse duration, short(recommended setting when linkoperates at SATA 1.5/3/6 Gbps)
1 (default)	De-emphasis Pulse duration, long(recommended setting when linkoperates at SATA 1.5/3/6 Gbps)



SSD/ DGPU FAN

DGPU FAN




HM87 SATA GEN3 HM86 SATA GEN3


RX

TX

mSATA SSD 2 (Top/Right Side)




mSATA SSD 1 (Top/Left Side)




40	NC	No Connect
41	SATA-B+/PERn0	Host receiver differential singal pair
42	NC	No Connect
43	SATA-B-/PERp0	Host receiver differential singal pair
44	NC	No Connect
45	GND	Ground
46	NC	No Connect
47	SATA-A-/PETn0	Host Transmitter differential singal pair
48	NC	No Connect
49	SATA-A+/PETp0	Host Transmitter differential singal pair

WLAN /Camera/ClickPad/FP

WLAN




EMI




Pin 1	GND	Pin 2	3.3V
Pin 3	USB_D+	Pin 4	3.3V
Pin 5	USB_D-	Pin 6	LED1#
Pin 7	GND	Pin 8	Module Key
Pin 9	Module Key	Pin 10	Module Key
Pin 11	Module Key	Pin 12	Module Key
Pin 13	Module Key	Pin 14	Module Key
Pin 15	Module Key	Pin 16	LED2#
Pin 17	N/C	Pin 18	GND
Pin 19	N/C	Pin 20	N/C
Pin 21	N/C	Pin 22	N/C
Pin 23	N/C	Pin 24	Module Key
Pin 25	Module Key	Pin 26	Module Key
Pin 27	Module Key	Pin 28	Module Key
Pin 29	Module Key	Pin 30	Module Key
Pin 31	Module Key	Pin 32	N/C
Pin 33	GND	Pin 34	N/C
Pin 35	PERP0	Pin 36	N/C
Pin 37	PERN0	Pin 38	Clink Reset (I 3.3V)
Pin 39	GND	Pin 40	N/C
Pin 41	PETP0	Pin 42	N/C
Pin 43	PETN0	Pin 44	N/C
Pin 45	GND	Pin 46	N/C
Pin 47	REFCLKP0	Pin 48	N/C
Pin 49	REFCLKN0	Pin 50	N/C (SUSCLK (32kHz) for DSx)
Pin 51	GND	Pin 52	PERST0#
Pin 53	CLKREQ0#	Pin 54	BT_EN (W_DISABLE2#)
Pin 55	PEWAKE0#	Pin 56	WLAN_EN (W_DISABLE2#)
Pin 57	GND	Pin 58	N/C
Pin 59	N/C	Pin 60	N/C
Pin 61	N/C	Pin 62	N/C
Pin 63	GND	Pin 64	Reverse
Pin 65	N/C	Pin 66	N/C
Pin 67	N/C	Pin 68	N/C
Pin 69	GND	Pin 70	N/C
Pin 71	N/C	Pin 72	3.3V
Pin 73	N/C	Pin 74	3.3V
Pin 75	GND		

CAMERA



Click Pad




msi


MICRO-STAR INT'L CO.,LTD.

Title	WLAN /Camera/ClickPad/FP		
Size	Document Number	Rev	1.0
	MS-16H4		
Date:	Monday, May 12, 2014	Sheet	44 of 62


Battery Select



Battery Charger




System Power





+1.35VDIMM/+0.675VRUN


+1.35VDIMM & +0.675VRUN




Discharge




+1_05VRUN / +1_5VRUN



+1.5V RUN




FBVDDQ




**CPU Power
(+VCC_CORE)**


MAX 95A
TDC 27A




Impedance Connector No PN























EMI/ Impedance




CPU/GPU Holes






EMI



Fan Hole



SSD Stand off




msi

MICRO-STAR INT'L CO.,LTD.

Title		
Screw/ME		
Size	Document Number	Rev
	MS-16H4	1.0
Date:	Monday, May 12, 2014	Sheet 53 of 62


16H4-A Board (Audio CONN)

BTB Connector From MB CONN Pin Current Capability : 0.5A/Pin




FRONT OUT


OB change define




MIC IN




AMP Adding when OB




EMI



BACK SPK CONN




SPDIF Power




[A] USB3.0 CNT-2/-3


USB3.0 CNT-3 USB3.0 Port-2 USB2.0 Port-1




USB Power




EMI






USB3.0 CNT-4 USB3.0 Port-1 USB2.0 Port-0



USB Power



EMI



PF0-16H4A10-H73
PF0-16H4A10-H73


Hannstar: PF0-16H4A0A-H73
TRIPOD: PF0-16H4A0A-T53

MYLARA1	MYLARA2
E2P-6H22811-G40	E2P-6H22311-G40
MYLAR	MYLAR


16H4-B Board (LED Board)

LED


BLUE
(HDD)




BLUE
(BT)




BLUE
(WLAN)




ORANGE
(BATLOW)




BLUE
(CHARGE)




BLUE
(CAP)



BLUE
(NUM)







BLUE
(ACPI)




Connector

Same Side



PF0-16H4B10-H73
PF0-16H4B10-H73

Hannstar: PF0-16H4B0A-H73
TRIPOD: PF0-16H4B0A-T53




msi

MICRO-STAR INT'L CO.,LTD.


Title			LED Board
Size	Document Number	Rev	
	MS-16H4	1.0	
Date:	Monday, May 12, 2014	Sheet	56 of 62

16H4-C Board (Power SW Board)

Power Switch




Diff Side Connector





UMA/DGPU Logic

MOS Ton, Toff 20ns




+5VSUS_C 0B change

Power LED



PF0-16H4C10-H73

Hannstar: PF0-16H4C0A-H73
TRIPOD: PF0-16H4C0A-T53



PHC1 NPTH 80

MHC2 H_R197D91


MHC1 H_R197D91

GND_C X_ME_SCREW HOLE X_ME_SCREW HOLE


msi

MICRO-STAR INT'L CO.,LTD.

Title		
Power SW Board		
Size	Document Number	Rev
	MS-16H4	1.0
Date:	Monday, May 12, 2014	Sheet 57 of 62




MS-16H4 Power on Block Diagram




Power down Sequence

S0 -> G3




	MIN	MAX	Units	Description
Ta	30		us	SLP_S4# assertion to SLP_S5# assertion.
Tb	30		us	SLP_S3# assertion to SLP_S4# assertion.
Tc	40		ns	APWROK de-assertion to VCCASW/VCCSPI rails falling.
Tf		500	ms	SLP_S3# assertion to VCCIN(CPU) rail completely off.
Ti	40		ns	PWROK de-assertion to VCCCore (PCH) rail falling (-5% of nominal value).
Tj	5		us	SLP_S3# assertion to VCCCore (PCH) rails falling (-5% of nominal value).
Tk	-100		ns	DRAMPWROK de-assertion to SLP_S4# assertion
Tn	30		us	PLTRST# assertion to CPUPWRGOOD de-assertion.
Tp	500		us	Last SLP_Sx# or SLP_A# assertion to RSMRST# assertion
Tr	10		us	CPUPWRGOOD de-assertion to PCH clock outputs turning off.
Ts	1		us	PCH Clock outputs turning OFF to SLP_S3# assertion.
Tu	40		ns	RSMRST# assertion to VCCSUS rails falling (-5% of nominal value).
Tw	0		ms	SLP_S3# assertion to PWROK de-assertion.

S0 -> S3




Power on Sequence

G3 -> S0



S3-> S0



History

0A: 2014/2/17

01. P11 NVDDD_SENSE change NVVDD_SENSE_GPU TO GPU VDD_SENSE
NVVDD_GND_SENSE change NVVDD_GND_SENSE_GPU GND_SENSE
PCIE_RST# change PEG_RST# TO GPU PEX_RST
02. P17 ADD R3106 R3092 TO +3V3_AON
03. P18 ADD C3236 TO Q3006 PIN G2
ADD R3289 TO Q3002 PIN D
ADD R3288 TO Q3001 PIN D
change R3011 R3094 R3086 R3108 TO +3V3_AON
change R3105 R3091 TO +3V3_AON
ADD R3110 R3093 R3111 R3100 TO +3V3_AON
PCIE_RST# change PEG_RST# TO R3073
04. P20 ADD R3210 FBVDDQ_PWRGD TO U3006 PIN 2
ADD R3067 C3073 PQ3037 TO PQ3007 PIN G1
ADD PR3087 TO D3003 PIN Z
DEL PQ3016 PC3064 TO PQ3015 PIN D2
PR3088 470K change 200K
PWR_SRC change +VSUS TO PR3091
PWR_SRC change +VSUS TO PR3086
05. P24 U9 Footprint SPIFLASHB change SIC8_SST_S2A
06. P26 DGPU_SELECT# change GPIO0_GC6_FB_EN TO PCH GPIO52
ADD GPIO06_GPU_EVENT_FBClamp TO PCH GPIO53
ADD R400 R401 U18 TO U7 PIN 4
ADD GPIO06_PEX_RST_MON# TO U7 PIN4
ADD GPIO21_GPU_PEX_RST_HOLD_GPU# TO U18 PIN2
PCIE_RST# change PEG_RST# TO R93
07. P34 GPU_ACIN1 change GPU_ACIN TO EC GPIO07
ADD OVERT# TO EC GPXIOA06
EC_PROTECT_PWR TO EC GPIO40
DEL FB_CLAMP TO EC GPIO0D
DEL FB_CLAMP_REQ# TO EC GPIO0A
08. P45 DEL PQ40
09. P47 ADD R153 RUN_ON TO PU5 S3
10. P49 DEL PR83 FB_VDDQ_SENSE TO PR1
DGPU_PWRGD change FBVDDQ_PWRGD TO PU6 PG00D
PWR_SRC FBVDDQ change PWR_SRC TO PQ1 PIN 5
11. P50 DEL PR113 PS1_NVDDD_EN_INA TO PU7 EN
3V3_NV change +3V3_NV TO PR36
3V3_NV change +3V3_NV TO PR97
PWR_SRC_NVDDD change PWR_SRC TO PQ15 PIN1
PWR_SRC_NVDDD change PWR_SRC TO PQ4 PIN1
12. P52 PWR_SRC_NVDDD change PWR_SRC TO EC54
PWR_SRC FBVDDQ change PWR_SRC TO EC57

2014/2/18

1. P50 PR109 39K change 20K
PR106 36K change 20K
PR107 1.5K change 2K
PR41 30K change 18K
PR39 1.5K change 0
PC127 1.5nF change 2.7nF

2014/2/19

- ```

1. P33 ADD R155 R156 TO +VSUS_LED_KB
+VSUS change +VSUS_LED_KB TO FPC15 PIN 1
ADD U27
ADD C533 TO U27 VO
ADD C676 TO U27 VIN
ADD C675 TO U27 SS
ADD R154 TO U27 EN
ADD LED_KB_PWR_EN TO U27 EN

2. P34 ADD LED_KB_PWR_EN TO EC GPIO0D

```

**2014/2/20**

1. P12 ADD R3183 TO G3000 PIN FBA\_CMD34  
ADD R3184 TO G3000 PIN FBA\_CMD35
2. P18 ADD C3093 TO G3000 PIN SP\_PLLVDD  
ADD Q3007 R3065 R3270 TO G3000 PIN GPIO6  
ADD Q3010 R3069 R3271 TO G3000 PIN GPIO8  
ADD Q3012 R3070 R3267 TO G3000 PIN GPIO9
3. P45 ADD PD4 TO +DC\_IN

2014/2/21

1. P13 ADD C3296 C3320 C3322 C3323 TO FBVDDQ
2. P14 ADD C3326 C3327 C3324 C3325 TO FBVDDQ
3. P15 ADD C3078 C3084 C3094 C3107 TO FBVDDQ
4. P15 ADD C3328 C3329 C3330 C3331 C3332 TO FBVDDQ

## 2014/2/25

1. P32 ADD R260 TO FPC5 PIN 40
2. P37 ADD C767 C765 C768 C766 C772 C770 C771 C769 TO +3RUN
3. P11-- P20 Rename

2014/2/26

1. P51 PC20 Footprint F\_C0402 change N\_C0603\_NB  
PC38 Footprint F\_C0402 change N\_C0603\_NB  
PC114 Footprint F\_C0402 change N\_C0603\_NB  
PR13 Footprint F\_R0402 change N\_R0603\_NB  
PR43 Footprint F\_R0402 change N\_R0603\_NB  
PR89 Footprint F\_R0402 change N\_R0603\_NB

2014/3/3

1. P03 R39 Footprint F\_R0402 change NC\_0402\_6  
R50 Footprint F\_R0402 change NC\_0402\_6
2. P26 DEL R400  
DEL R42
3. P32 DEL R260  
DEL R259  
UB1 change U31
4. P33 DEL R366  
DEL R365
5. P35 ER9 Footprint F\_R0402 change NC\_0402\_6  
ER10 Footprint F\_R0402 change NC\_0402\_6  
ER11 Footprint F\_R0402 change NC\_0402\_6  
ER13 Footprint F\_R0402 change NC\_0402\_6  
ER14 Footprint F\_R0402 change NC\_0402\_6

**2014/3/5**

1. P52 L12 DIFF 4.5/4.5/4.5 850OHM-changeL0 DIFF 4.5/4.5/4.5 850OHM-  
L12 DIFF 4.5/4.5/4.5 850OHM+changeL0 DIFF 4.5/4.5/4.5 850OHM-  
L12 DIFF 4.5/4/4.5 800OHM-changeL0 DIFF 4.5/4/4.5 800OHM-  
L12 DIFF 4.5/4/4.5 800OHM+changeL0 DIFF 4.5/4/4.5 800OHM+  
L12 DIFF 4/6/4 900OHM- changeL0 DIFF 4/6/4 900OHM-  
L12 DIFF 4/6/4 900OHM+ changeL0 DIFF 4/6/4 900OHM+  
L12 DIFF 3.5/7.5/3.5 100OHM-changeL0 DIFF 3.5/7.5/3.5 100OHM-  
L12 DIFF 3.5/7.5/3.5 100OHM+changeL0 DIFF 3.5/7.5/3.5 100OHM+  
L12 5.5MIL 45 OHM changeL0 5.5MIL 45 OHM  
L12 4MIL 50 OHM changeL0 4MIL 50 OHM  
L10 DIFF 4.5/7/4.5 800OHM-changeL8 DIFF 4.5/7/4.5 800OHM-  
L10 DIFF 4.5/7/4.5 800OHM+changeL8 DIFF 4.5/7/4.5 800OHM+  
L10 DIFF 4/6/4.5 850OHM-changeL8 DIFF 4/6/4.5 850OHM-  
L10 DIFF 4/6/4.5 850OHM+changeL8 DIFF 4/6/4.5 850OHM+  
L10 DIFF 3.5/5.5/3.5 900OHM-changeL8 DIFF 3.5/5.5/3.5 900OHM-  
L10 DIFF 3.5/5.5/3.5 900OHM+changeL8 DIFF 3.5/5.5/3.5 900OHM+  
L10 DIFF 3.5/4.5/3.5 880OHM-changeL8 DIFF 3.5/4.5/3.5 880OHM-  
L10 DIFF 3.5/4.5/3.5 880OHM+changeL8 DIFF 3.5/4.5/3.5 880OHM+  
L10 DIFF 3/10/3 1000OHM-changeL8 DIFF 3/10/3 1000OHM-  
L10 DIFF 3/10/3 1000OHM+changeL8 DIFF 3/10/3 1000OHM+  
L10 5MIL 40 OHM changeL8 5MIL 40 OHM  
L10 4MIL 45 OHM changeL8 4MIL 45 OHM  
L10 3MIL 50 OHM changeL8 3MIL 50 OHM  
GND011 changeGND9  
GND9 GND11 changeGND7 GND9

## 2014/3/6

1. P22 SATA1TXP change SATA5TXP T0U14 PINSATA\_TXP5  
SATA1TXN change SATA5TXN T0U14 PINSATA\_TXN5  
SATA1RXP change SATA5RXP T0U14 PINSATA\_RXP5  
SATA1RXN change SATA5RXN T0U14 PINSATA\_RXN5
2. P28 USB3\_TX5\_P change USB3\_TX3\_PTO U14 PIN USB3TP3  
USB3\_TX5\_N change USB3\_TX3\_PTO U14 PIN USB3TN3  
USB3\_RX5\_P change USB3\_RX3\_PTO U14 PIN USB3RP3  
USB3\_RX5\_N change USB3\_RX3\_PTO U14 PIN USB3RN3
3. P36 USB3\_TX5\_P change USB3\_TX3\_PTO C231  
USB3\_TX5\_N change USB3\_TX3\_PTO C230  
USB3\_RX5\_P change USB3\_RX3\_PTO USB\_CON1 PIN6  
USB3\_RX5\_N change USB3\_RX3\_PTO USB\_CON1 PIN5  
SSTX5N\_C change SSTX3N\_CTO C231  
SSTX5N\_N change SSTX3N\_CTO C230
4. P43 SATA1RXN change SATA5RXNTO C759  
SATA1RXP change SATA5RXP TO C758  
SATA1TXN change SATA5TXN TO C760  
SATA1TXP change SATA5TXPTO C761  
SATA1RXN\_C change SATA5RXNTO C759  
SATA1RXP\_C change SATA5RXP TO C758  
SATA1TXN\_C change SATA5TXN\_CTO C760  
SATA1TXP\_C change SATA5TXP\_CTO C761

## 2014/3/7

1. P06 DEL TPJNC24  
ADD R217 TO U68 PIN PWR. DEGUG

**2014/3/7**

1. P03 DEL NET VIA\_H\_CATERRR# TO U68 PIN G50  
DEL NET VIA\_XDP\_PREQ# TO U68 PIN N52  
DEL NET VIA\_XDP\_TMS TO U68 PIN M51  
DEL NET VIA\_XDP\_TDI TO U68 PIN M49  
DEL NET VIA\_XDP\_DBO TO U68 PIN M49  
DEL NET VIA\_XDP\_DBRESE# TO U68 PIN F53
2. P22 DEL NET VIA\_JTAG\_TMS TO U14 PIN AD1  
DEL NET VIA\_JTAG\_TDO TO U14 PIN AD3  
DEL NET VIA\_JTAG\_TDI TO U14 PIN AE2  
DEL NET VIA\_JTAG\_TCK TO U14 PIN AB3
3. P23 DEL NET VIA\_TP\_CLK\_FLEX0 TO U14 PIN C40  
DEL NET VIA\_TP\_CLK\_FLEX3 TO U14 PIN F39
4. P55 ADD FA2

## 1.0: 2014/5/1

- ```

1. P26 ADD R33

2. P28 USB_P8N change USB_P2N to U14 PIN USB2N2
   USB_P8R change USB_P2P to U14 PIN USB2P2

3. P36 USB_P8N change USB_P2N to U15 PIN 2
   USB_P8P change USB_P2P to U15 PIN 3
   USB_P8M_RR change USB_P2M_RR to U15 PIN 11
   USB_P8P_RR change USB_P2R_RR to U15 PIN 10
   USB_PN8_R change USB_PN2_R to EL11 PIN 1
   USB_PP8_R change USB_PP2_R to EL11 PIN 2

4. P38 DEL D1

5. P50 ADD PC48 to PU7 PIN 21
   ADD PR151 PC144 to NVDD_LX1_CORE
   ADD PR152 PC145 to NVDD_LX2_CORE
   ADD PC52 PC53 PC117 PC132 to PWR_SRC
   PR38 Footprint F_R0402 change N_R0603 NB

```

2014/5/5


1. P49 CHOKE1 Footprint CHK_S2_11_15X10 change CHK_PCMC063T_1R5MN

2014/5/6

1. P34 ADD C783 TO LAD0

2014/5/7

1. P50 ADD PEC23 PEC24
2. P51 ADD PC146/ PC147/PC148/PC149/PC150/PC151

 MICRO-STAR INT'L CO.,LTD.	
Title	
History	
Size	Document Number
	MS-16H4
Date:	Monday, May 12, 2014
Sheet	62 of 62
Rev	1.0